

Fig. 4




Fig.5




Fig.6




Fig.7




Fig.8






Fig.9







CLOCK INVERSION 110011100110011 UNLOCK → VCO FREE RUNNING A AND DATA EDGE Fig.11 RANDOM PATTERN RANDOM LOGK (a) DFF3 DATA INPUT (P) DEF3 CLK INPUT (C) D-FF4 OUTPUT (f) T-FF OUTPUT (e) COMP OUTPUT тити (р) 10/33





Fig.13










Fig.15












Fig.20





Fig.21








Fig. 23









Fig. 26











Fig.28

















Fig.34




Fig.35

